

# Heating Mechanisms of LDMOS and LIGBT in Ultrathin SOI

Ying-Keung Leung, *Student Member, IEEE*, Amit K. Paul, *Student Member, IEEE*, Kenneth E. Goodson, *Member, IEEE*, James D. Plummer, *Fellow, IEEE*, and S. Simon Wong, *Senior Member, IEEE*

**Abstract**—Temperature rises due to self-heating in silicon-on-insulator (SOI) power devices may lead to performance degradation and reliability problems. This letter investigates the mechanisms and spatial distribution of heat generation in linearly graded SOI LDMOS and LIGBT devices. While Joule heating dominates in LDMOS devices, hole collection at the p-well-drift region junction contributes strongly to the heating of LIGBT's. Also, the presence of both Joule and recombination heating makes the heating profile more uniform in LIGBT's. These effects combine to yield a temperature rise in LIGBT's that is more uniform and lower on average than that in LDMOS devices.

## I. INTRODUCTION

SMART power technology [1], which integrates both logic and power devices on the same chip, is more readily implemented in silicon-on-insulator (SOI) substrates than bulk silicon substrates [2]. The buried oxide layer in SOI facilitates processing and provides electrical insulation but it also has a very low thermal conductivity. This impedes heat dissipation inside the device and increases peak temperature rise during operation [3]. This effect is more prominent in high voltage applications where very thin SOI and thick buried oxide layers are desired [4]. High-temperature rise caused by self-heating may degrade device performance and reliability.

The temperature distribution inside a device due to self-heating is determined by the heat generation profile and the thermal conduction inside the SOI film. Different power devices have different current conduction mechanisms and heat generation profiles. Thermal conduction is determined by structural parameters like the SOI layer thickness and the buried oxide thickness. If a thick SOI layer is used, the lateral thermal conduction inside the device will be quite effective and the temperature rise will be relatively uniform. In an ultrathin SOI film, lateral heat conduction is not very effective and the temperature in the device is closely linked to the heat generation profile. In this letter, the heating mechanisms and the resulting temperature profiles of LDMOS's and LIGBT's with a linearly graded doping profile in the drift region in thin SOI layers [5] are investigated.

Manuscript received December 18, 1996; revised March 24, 1997. This work was supported by Semiconductor Research Corporation under Contract SJ-284.

Y.-K. Leung, A. K. Paul, J. D. Plummer, and S. S. Wong are with the Center for Integrated Systems, Stanford University, CA 94305 USA.

K. E. Goodson is with Mechanical Engineering Department, Stanford University, CA 94305 USA.

Publisher Item Identifier S 0741-3106(97)06674-3.

## II. DEVICE HEATING

Heat generation in semiconductor has been studied in detail [6]. A simplified model for the heat generation rate per unit volume is given by

$$H = \vec{J} \cdot \vec{E} + UE_g$$

where  $J$  is the current density,  $E$  the electrical field,  $U$  the recombination rate and  $E_g$  the bandgap of the semiconductor. The first term is the Joule heating caused by the electrical resistance associated with the semiconductor. Recombination of carriers also releases energy and gives rise to the second term. In majority carrier devices such as MOSFET's, there is very little carrier recombination and as a result heat generation is mainly from Joule heating. In p-n diodes and bipolar transistors, minority carrier injection is present and recombination heat generation is not negligible. Using a device simulator, the constituent heating terms can be investigated separately. Devices with cross-sections shown in Fig. 1 were simulated using the two-dimensional (2-D) simulator MEDICI with the lattice temperature advanced application module [7]. SOI thickness of 0.5  $\mu\text{m}$  and buried oxide thickness of 3  $\mu\text{m}$  were used. The 40- $\mu\text{m}$  long drift region was doped linearly from  $10^{15} \text{ cm}^{-3}$  to  $2.4 \times 10^{17} \text{ cm}^{-3}$ . The boundary conditions used are the same as the ones in [8]. In real circuit applications, the devices usually operate at a certain current level. With a much lower forward voltage drop, the LIGBT has a lower power dissipation and hence less of a self-heating problem in comparison with the LDMOS. To compare the different heating mechanisms in these two devices, however, the current levels are adjusted to achieve the same power dissipation of 1 W, or about  $6 \text{ Wmm}^{-2}$ , in this letter.

Heat generation rate per volume in the drift region of the LDMOS device is plotted in Fig. 2(a) together with the temperature distribution. Since LDMOS is a majority carrier device, only Joule heating is significant and it is proportional to the local resistance. The low dopant level near the source side of the drift region will give rise to a high heat generation rate. The irregularity of the heating profile at  $x = 2 \mu\text{m}$  is due to the polysilicon field plate above the field oxide. For  $x < 0 \mu\text{m}$  where the bird's beak of the LOCOS is located, there is actually heat absorption. This is due to the spreading of current which flows against the vertical electric field from the field plate. The increase in heat generation near the drain originates from the current crowding at the shallow  $n^+$  junction. The finite lateral heat conduction in the thin SOI layer will make the gradient of the temperature profile less than that of the heat






Fig. 3. Experimentally measured temperature rises in the drift regions of LDMOS and LIGBT devices built in  $0.5\text{-}\mu\text{m}$  thick SOI layer on  $3\text{-}\mu\text{m}$  buried oxide together with simulated temperature profiles.

technique as described in [8]. LDMOS and LIGBT devices were built in SOI wafers prepared by wafer bonding and etchback. Fabrication process including the implementation on the linearly graded dopant profile in the drift region was described in [9]. A  $4\text{-}\mu\text{m}$  wide polysilicon resistor laid out as a four-point structure over the drift region was used as a thermistor. By placing the polysilicon thermistor at 10, 20, and  $30\text{ }\mu\text{m}$  from the LOCUS edge, a coarse spatial temperature profile of the device could be obtained. The behavior of the thermistor with temperature was first characterized using a hot chuck. The actual temperature of the device was then obtained by monitoring the resistance of the thermistor during operation.

The measured temperature profiles of the LDMOS and the LIGBT are plotted in Fig. 3 and they agree well with the simulated profiles. There is a large temperature gradient in the drift region of the LDMOS, but the temperature distribution is much more uniform in the LIGBT.

#### IV. CONCLUSIONS

In summary, the heating mechanisms of LDMOS and LIGBT devices built in thin SOI layers have been investigated. 2-D electrothermal simulations have been used to understand the temperature profiles in these devices. For LDMOS devices with a linearly graded dopant profile in the drift region, the part near the source is more resistive, which results in a higher heat generation rate and thus a larger temperature rise. For the case of LIGBT, the combination of Joule and recombination heat makes the heat generation more uniform across the drift region. In addition, a large fraction of the power is dissipated at the p-well-drift region junction, where cooling by the nearby emitter metallization is more effective. These effects reduce the temperature rise and gradient in the device.

#### REFERENCES

- [1] B. J. Baliga, "An overview of smart power technology," *IEEE Trans. Electron Devices*, vol. 38, pp. 1568–1575, July 1991.
- [2] E. Arnold, "Silicon-on-insulator devices for high-voltage and power IC applications," *J. Electrochem. Soc.*, vol. 141, no. 7, pp. 1983–1988, 1994.
- [3] E. Arnold, H. Pein, and S. P. Herko, "Comparison of self-heating effects in bulk-silicon and SOI high-voltage devices," in *IEDM Tech. Dig.*, 1994, pp. 813–816.
- [4] Y. K. Leung, Y. Suzuki, K. E. Goodson, and S. S. Wong, "Self-heating effect in lateral DMOS on SOI," in *Proc. 7th Int. Symp. Power Semiconductor Devices and IC's*, 1995, pp. 136–139.
- [5] S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, "Realization of high breakdown voltage ( $>700\text{ V}$ ) in thin SOI devices," in *Proc. 3rd Int. Symp. Power Semiconductor Devices and IC's*, 1991, pp. 31–35.
- [6] U. Lindfelt, "Heat generation in semiconductor devices," *J. Appl. Phys.*, vol. 75, no. 2, pp. 942–957, 1994.
- [7] *TMA MEDICI User's Manual*, Technology Modeling Association, 1996.
- [8] Y. K. Leung, S. C. Kuehne, V. S. K. Huang, C. T. Nguyen, A. K. Paul, J. D. Plummer, and S. S. Wong, "Spatial temperature profiles due to nonuniform self-heating in LDMOS's in thin SOI," *IEEE Electron Device Lett.*, vol. 18, pp. 13–15, Jan. 1997.
- [9] A. K. Paul, Y. K. Leung, J. D. Plummer, S. S. Wong, S. C. Kuehne, V. S. K. Huang, and C. T. Nguyen, "High-voltage LDMOS transistors in submicron SOI films," in *Proc. 8th Int. Symp. Power Semiconductor Devices and IC's*, 1996, pp. 89–92.