

The Impact of Thermal Boundary Resistance in Phase-Change Memory Devices

John P. Reifenberg, *Student Member, IEEE*, David L. Kencke, and Kenneth E. Goodson, *Associate Member, IEEE*

Abstract—Thermal conduction governs the writing time and energy of phase-change memory (PCM) devices. Recent measurements demonstrated large thermal resistances at the interfaces of phase-change materials with neighboring electrode and passivation materials. In this letter, electrothermal simulations quantify the impact of these resistances on the set to reset transition. The programming current decreases strongly with increasing boundary resistance due to increased lateral temperature uniformity, which cannot be captured using a reduced effective conductivity in the phase-change material. Reductions in programming current from 20% to 30% occur for an interface resistance of $50 \text{ m}^2 \cdot \text{K/GW}$. The precise spatial distribution of thermal properties is critical for the simulation of PCM devices.

Index Terms—Design automation, nonvolatile memories, phase-change memory (PCM), thermal boundary resistance.

I. INTRODUCTION

P HASE-CHANGE memory (PCM) promises reduced read/write times and improved scalability and endurance compared with Flash technology [1]–[3]. PCM performance benchmarks, including the programming current, depend strongly on material properties and device geometry [4]–[8]. Thermal properties and models are particularly important for predicting programming current [8], threshold voltage [9], and R-I behavior [9]. Thermal boundary resistance is partly responsible for the strong size dependence of the effective thermal conductivity of GeSbTe layers [10]. Kencke *et al.* [8] showed the combined effects of thermal and electrical boundary resistances on reducing programming current, but no work has isolated the impact of the thermal boundary resistance. This letter focuses specifically on the impact of this boundary resistance in devices and predicts strong influences on the device temperature profile and programming current.

II. THERMAL BOUNDARY RESISTANCE

No broadly accepted model currently exists for predicting TBR at temperatures above tens of kelvins [11], [12]. The

Manuscript received January 23, 2008; revised July 11, 2008. First published September 9, 2008; current version published September 24, 2008. This work was supported in part by the National Defense Science and Engineering Graduate (NDSEG) fellowship and in part by the Intel Corporation. The review of this letter was arranged by Editor S. Kawamura.

J. P. Reifenberg and K. E. Goodson are with the Mechanical Engineering Department, Stanford University, Stanford, CA 94305 USA (e-mail: jreif@stanford.edu).

D. L. Kencke is with the Intel Corporation, Hillsboro, OR 97124 USA (e-mail: david.l.kencke@intel.com).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2008.2003012




Fig. 1. Schematic of the model geometry, including electrical and thermal properties. The dashed lines indicate the interfaces where the TBR is applied. The model is axially symmetric about the left boundary.

acoustic mismatch (AM) and diffuse mismatch (DM) models lend insight into the source of TBR as partial transmission of energy carriers. More recent lattice dynamical (LD) models capture important interface physics neglected by the continuum AM and DM approaches. LD models capture the impact of interface disorder, lattice mismatch, interface bond strengths, and phonon dispersion at high frequencies on the phonon transmission coefficient [13]–[15], but they require precise information about atomic arrangements that is unavailable for PCM interfaces. The thermal boundary resistance between a broad variety of materials ranges from 1 to $100 \text{ m}^2 \cdot \text{K/GW}$ at room temperature [16], [17]. Room temperature measurements of the TBR between phase-change material $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) and materials of interest vary from 5 to over $30 \text{ m}^2 \cdot \text{K/GW}$ [18], [19]. LD calculations on Lennard-Jones (LJ) solids predict that the TBR decreases linearly with temperature by $\sim 11\%$ per 100 K for an LJ solid melting at 900 K [16]. At the upper bound, TBR at the GST–bottom contact (BC) interface would approximately double the thermal resistance of a 50-nm GST layer. This letter varies the GST TBR from 0 $\text{m}^2 \cdot \text{K/GW}$ (i.e., perfect thermal interface) to 100 $\text{m}^2 \cdot \text{K/GW}$.

III. ELECTROTHERMAL MODELING AND IMPLEMENTATION

Fig. 1 shows the GST phase-change cell geometry used here. Other PCM geometries include the planar and edge-contact cells [20]. Device geometry affects programming current by changing thermal confinement [20], [21]. TBR can significantly enhance confinement and should be considered in geometries where the TBR is comparable to bulk thermal resistances in series with the interfaces.

The temperature profile is determined by the steady-state heat diffusion equation with Joule heating. The GST interface condition considers the TBR using $q'' = \Delta T / R_{\text{th}}$, where q'' ,

ΔT , and R_{th} are the heat flux, the temperature drop across the boundary, and the TBR, respectively. The TBR is uniform at all GST interfaces, although this is unlikely in actual devices. Joule heating and temperature-dependent electrical conductivity couple the heat equation to the Poisson equation for the electrical potential and current distributions. Transient simulations approach the steady-state solution after ~ 1 ns because programming pulses are much longer [3] than the thermal time constant [22].

Fig. 1 shows the thermal and electrical conductivities used in the simulations. Data show that the FCC phase thermal conductivity increases with temperature up to ~ 300 °C with a slope of ~ 0.0025 W/m/K² above 200 °C [10], [23]. Our work assumes constant thermal conductivity since no data are available at temperatures above 300 °C. We neglect the temperature dependence of TBR. Both assumptions cause the model to overpredict the total thermal resistance and underestimate the programming current. The ratio of the two resistances is not strongly affected since both resistances are expected to decrease in similar proportion to their room temperature values. The temperature dependence of the electrical conductivity of crystalline GST follows that of a semiconductor [24], namely, $\sigma = \sigma_0 \exp(-E_a/k_b T)$, where E_a is an electrical activation energy and k_b is the Boltzmann constant.

We simulated a set to reset transitions for various TBR and GST thickness combinations and for different effective thermal conductivities with no TBR. Fig. 1 shows the simulation geometry with GST thickness d , a confinement depth of 25 nm, and a BC contact diameter (CD) of 50 nm with height of 150 nm. The minimum current required to transition the cell from high to low resistance (set to reset states) defines the programming current. The simulations assume that the GST volume begins in the crystalline phase and that the entire molten region quenches into the amorphous phase.

IV. IMPACT OF THE THERMAL BOUNDARY RESISTANCE

The thermal and electrical resistances of the BC and phase-change region determine where the maximum temperature occurs. Cells that minimize programming current experience maximum temperature just above the GST–BC interface [25]. They have $R_{BC,th} \approx R_{PC,th}$ and $R_{BC,e} \approx R_{PC,e}$ [25]. $R_{BC,th}$ and $R_{PC,th}$ are the thermal resistances of the BC and phase-change region, respectively, and $R_{BC,e}$ and $R_{PC,e}$ are the electrical resistances of the BC and phase-change region, respectively. This work examines cells where the peak temperature occurs in the phase-change region above the interface, which is common for designs with $R_{BC,th} \ll R_{PC,th}$ and $R_{PC,e} < R_{BC,e}$. The results apply to cells with TBR in series with the minimum thermal resistance (commonly the BC). The TBR is in series with the BC resistance when the peak temperature occurs at or just above the interface. Electrical and thermal interface physics need to be included to fit experimental data in such a cell [8].

The temperature distribution during the reset pulse controls the phase distribution and resistance change of the cell [26]. The temperature at the edges of the BC must exceed the melting temperature for the amorphous region to cover the




Fig. 2. Temperature profiles for reset simulations with GST thickness of 50 nm. (a) No TBR is applied between the GST interfaces. (b) Result of a TBR of $50 \text{ m}^2 \cdot \text{K/GW}$. The temperature scale is the same in each figure. The peak temperature in (a) is 1092 K with a programming current of 1.6 mA, and the peak temperature in (b) is 1015 K with a programming current of 1.2 mA.




Fig. 3. Calculated programming current for different values of TBR with constant thermal conductivity (solid markers, bottom axis) and thermal conductivity with no TBR (hollow markers, top axis). Experimental data for cells with similar geometry and different BC–GST CDs are shown as dashed horizontal lines.

BC–GST interface, as is required for large electrical resistance changes [26]. Amorphization of the edges occurs at lower programming currents in cells with high lateral temperature uniformity.

Fig. 2 shows temperature distributions for a cell with no TBR and one with a TBR of $50 \text{ m}^2 \cdot \text{K/W}$. TBR decreases the GST volume thermal resistance relative to the total thermal resistance between the active region and the ambient. This increases the lateral temperature uniformity in the GST and causes the location of maximum temperature to move toward the GST–BC interface. TBR, therefore, lowers the programming currents and the peak cell temperatures.

Fig. 3 shows how the spatial distribution of thermal resistances modifies the programming current. Solid markers indicate varying TBR with constant thermal conductivity. Programming currents decrease with TBR for all GST thicknesses. Introducing a TBR of $50 \text{ m}^2 \cdot \text{K/GW}$ reduces the programming current by $\sim 20\%$ for the 25- and 50-nm GST layers and $\sim 30\%$ for the 75- and 100-nm GST thicknesses. Lateral heat loss increases with GST thickness, decreasing the lateral temperature uniformity. Relative increases in lateral thermal resistance account for larger decreases in programming current in thicker films.

The hollow markers in Fig. 3 show that varying the GST effective thermal conductivity (with no TBR) has little effect on programming current. When $R_{BC,th} \ll R_{PC,th}$, very little heat is lost vertically through the GST, which renders the programming current relatively insensitive to the GST thermal conductivity [25]. Additionally, decreasing the thermal conductivity increases the thermal resistance isotropically. This decreases both the heat required to affect a given temperature change and the lateral temperature uniformity. Decreased lateral temperature uniformity requires larger programming currents to heat the edges above the melting temperature. This effect offsets the decrease in programming current caused by the larger thermal resistance.

V. CONCLUSION

This letter demonstrates that the TBR strongly influences the design and scaling of PCM devices. The predicted programming current decreases with TBR, owing to increased thermal confinement of the active region from the BC and increased lateral temperature uniformity in the GST.

Significant reductions in programming current are achievable by engineering thermal anisotropy into the active region of PCM devices. Deliberate introduction of interface disorder, Debye temperature mismatch, and weak bonding between the phase-change layer and surrounding metals may increase the TBR and reduce the programming current. Materials must be carefully chosen to increase the TBR without degrading electrical properties. Recent work shows that this is possible by adding fullerene layers at interfaces [30]. It may be possible to engineer thermal property anisotropy into the phase-change region by alternating low-conductivity phase-change layers with electronically compatible layers that have high in-plane thermal conductivity. Thermal property anisotropy can enhance vertical thermal confinement and lateral temperature uniformity, thereby reducing the programming current.

REFERENCES

- [1] S. Lai, "Current status of phase change memory and its future," in *IEDM Tech. Dig.*, 2003, pp. 255–258.
- [2] M. Wuttig, "Towards a universal memory?" *Nat. Mater.*, vol. 4, no. 4, pp. 265–266, Apr. 2005.
- [3] A. L. Lacaita, "Phase change memories: State-of-the-art, challenges, and perspectives," *Solid State Electron.*, vol. 50, no. 1, pp. 24–31, Jan. 2006.
- [4] H. Horii *et al.*, "A novel cell technology using N-doped GeSbTe films for phase-change RAM," in *VLSI Symp. Tech. Dig.*, 2003, pp. 177–178.
- [5] N. Takaura *et al.*, "A GeSbTe phase change memory cell featuring a tungsten heater for low-power, highly stable, and short-read-cycle operations," in *IEDM Tech. Dig.*, 2003, pp. 897–900.
- [6] J. H. Yi *et al.*, "Novel cell structure of PRAM with thin metal layer inserted GeSbTe," in *IEDM Tech. Dig.*, 2003, pp. 901–904.
- [7] A. Pirovano *et al.*, "Scaling analysis of phase-change memory technology," in *IEDM Tech. Dig.*, 2003, pp. 699–702.
- [8] D. L. Kencke *et al.*, "The role of interfaces in damascene phase-change memory," in *IEDM Tech. Dig.*, 2007, pp. 323–326.
- [9] J. Sarkar and B. Gleixner, "Evolution of phase change memory characteristics with operating cycles: Electrical characterization and physical modeling," *Appl. Phys. Lett.*, vol. 91, no. 23, p. 233506, Dec. 2007.
- [10] J. P. Reifenberg *et al.*, "Thickness and stoichiometry dependence of the thermal conductivity of GeSbTe films," *Appl. Phys. Lett.*, vol. 91, no. 11, p. 111904, Sep. 2007.
- [11] D. G. Cahill *et al.*, "Nanoscale thermal transport," *J. Appl. Phys.*, vol. 93, no. 2, pp. 794–818, Jan. 2003.
- [12] E. T. Swartz and R. O. Pohl, "Thermal boundary resistance," *Rev. Mod. Phys.*, vol. 61, no. 3, pp. 605–668, 1989.
- [13] S. Pettersson and G. D. Mahan, "Theory of the thermal boundary resistance between dissimilar lattices," *Phys. Rev. B, Condens. Matter*, vol. 42, no. 12, pp. 7386–7390, Oct. 1990.
- [14] G. Fagas *et al.*, "Lattice dynamics of a disordered solid–solid interface," *Phys. Rev. B, Condens. Matter*, vol. 60, no. 9, pp. 6459–6464, Sep. 1999.
- [15] P. K. Schelling, S. R. Phillpot, and P. Kebinski, "Phonon wave-packet dynamics at semiconductor interface by molecular-dynamics simulation," *Appl. Phys. Lett.*, vol. 80, no. 14, pp. 2484–2486, Apr. 2002.
- [16] R. J. Stevens, L. V. Zhigilei, and P. M. Norris, "Effects of temperature and disorder on thermal boundary conductance at solid–solid interfaces: Non-equilibrium molecular dynamics simulations," *Int. J. Heat Mass Transfer*, vol. 50, pp. 3977–3989, 2007.
- [17] H.-K. Lyeo and D. G. Cahill, "Thermal conductance of interfaces between highly dissimilar materials," *Phys. Rev. B, Condens. Matter*, vol. 73, no. 14, p. 144301, Apr. 2006.
- [18] S. E. Parikh *et al.*, *Volume and Electron Interface Resistances in Ge₂Sb₂Te₅ Multilayer Structures*. unpublished.
- [19] E.-K. Kim *et al.*, "Thermal boundary resistance at Ge₂Sb₂Te₅/ZnS : SiO₂ interface," *Appl. Phys. Lett.*, vol. 76, no. 26, pp. 3864–3866, Jun. 2000.
- [20] Y. H. Ha *et al.*, "An edge contact type cell for phase change RAM featuring very low power consumption," in *VLSI Symp. Tech. Dig.*, 2003, pp. 175–176.
- [21] A. L. Lacaita *et al.*, "Electrothermal and phase-change dynamics in chalcogenide-based memories," in *IEDM Tech. Dig.*, 2004, pp. 911–914.
- [22] J. P. Reifenberg *et al.*, "Multiphysics modeling and impact of thermal boundary resistance in phase change memory," in *Proc. ITERM*, 2006, pp. 106–113.
- [23] H.-K. Lyeo *et al.*, "Thermal conductivity of phase change material Ge₂Sb₂Te₅," *Appl. Phys. Lett.*, vol. 89, no. 15, p. 151904, Oct. 2006.
- [24] T. Kata and K. Tanaka, "Electronic properties of amorphous and crystalline Ge₂Sb₂Te₅ films," *Jpn. J. Appl. Phys.*, vol. 44, no. 10, pp. 7340–7344, Oct. 2005.
- [25] U. Russo *et al.*, "Modeling of programming and read performance in phase-change memories—Part I: Cell optimization and scaling," *IEEE Trans. Electron Devices*, vol. 55, no. 2, pp. 506–514, Feb. 2008.
- [26] D. Ielmini *et al.*, "Analysis of phase distribution in phase-change non-volatile memories," *IEEE Electron Device Lett.*, vol. 25, no. 7, pp. 507–509, Jul. 2004.
- [27] T. D. Happ *et al.*, "Novel one-mask self-heating pillar phase change memory," in *VLSI Symp. Tech. Dig.*, 2006, pp. 120–121.
- [28] F. Yeung *et al.*, "Ge₂Sb₂Te₅ confined structures and integration of 64 Mb phase-change random access memory," *Jpn. J. Appl. Phys.*, vol. 44, no. 4B, pp. 2691–2695, 2005.
- [29] S. L. Cho *et al.*, "Highly scalable on-axis confined cell structure for high density PRAM beyond 256 Mb," in *VLSI Symp. Tech. Dig.*, 2005, pp. 96–97.
- [30] C. Kim *et al.*, "Fullerene thermal insulation for phase change memory," *Appl. Phys. Lett.*, vol. 92, no. 1, p. 013109, Jan. 2008.