Prediction and Measurement of Temperature Fields in Silicon-on-Insulator Electronic Circuits

Goodson, K.E., Flik, M.I., Su, L.T., and Antoniadis, D.A., 1995, "Prediction and Measurement of Temperature Fields in Silicon-on-Insulator Electronic Circuits," ASME Journal of Heat Transfer, Vol. 117, pp. 574-581.

Download PDF

Field-effect transistors (FETs) in conventional electronic circuits are in contact with the high-thermal-conductivity substrate. In contrast, FETs in novel silicon-on-insulator (SOl) circuits are separated from the substrate by a thermally resistive silicon-dioxide layer. The layer improves the electrical performance of SO1 circuits. But it impedes conduction cooling of transistors and interconnects, degrading circuit reliability. This work develops a technique for measuring the channel temperature of SOI FETs. Data agree well with the predictions of an analytical thermal model. The channel and interconnect temperatures depend strongly on the device and silicon-dioxide layer thicknesses and the channel-interconnect separation. This research facilitates the thermal design of SOI FETs to improve circuit figures of merit, e.g., the median time to failure (MTF) of FET-interconnect contacts.

Related Projects

As the silicon transistor is scaled to deep submicrometer gate lengths, the microprocessor thermal management challenge has been extended to nanoscale thermal conduction and coupled electron-phonon...
The basic physics of phonon conduction in dielectrics and semiconductors has been the focus of research for more than a century. However, recent improvements in nanofabrication technologies have...